

FIG.2




FIG.3A




FIG.3B




FIG.3C




FIG.4




FIG.5




FIG.6A




FIG.6B




FIG.7




FIG.8




FIG.9A




FIG.9B




FIG.9C




FIG.10A

FIG.10B




FIG.11A

FIG.11B




FIG.12A

FIG.12B





FIG.13A

FIG.13B



Matter No.: 10417-072002

Applicant(s): Noriaki Sakamoto et al. HYBRID INTEGRATED CIRCUIT DEVICE

FIG.14A




FIG.14B




FIG.15A




FIG.15B





FIG.16A

FIG.16B







FIG.17A

FIG.17B







FIG.18A

FIG.18B



5

(2)

IRS

32

2

ខ

(2)

FIG. 19

@ Switching Power Circuit

Audio AMP 2CH


@

Audio AMP 1Ch

30A

14/16

7



16/16